Electrical Validation

apartmenttanishasystems placeSanta Clara calendar_month 
Electrical Validation - Post Silicon ValidationSanta Clara CAInputs for sourcing: Need Hardware Engineers who have high-speed interface (DDR5/PCIe Gen 5) experience. Candidates with Silicon Validation experience with Electrical background and Python scripting will be a plus.

Client is okay for junior candidates with 3 to 5 years experience as well, but theyshould be strong in high-speed basics. FPGA/Software/Functional Validation candidates are not relevant for this requirement. Skills Required" Experience in Post Silicon Electrical Validation of server processors (if server processor is too specific, you can remove server)" High speed communication principles, circuits and signal integrity principles" Computer architecture knowledge" DRAM architecture (up to (DDR5), PCIe (Gen 5) architecture knowledge" Die Interconnect Buses and other GPIO (I2C, SPI, I3C, HSuART etc)" SW skill for test plan and test automation Python knowledge is a plus" Statistical principles for data analysis" System level test with margin analysis experience is a plus.Job Description:" Silicon validation experience, preferably in the area of SERDES, DDR or high-speed interface design." Experience to validate PCIe, CXL, DDRx, LPDDR controller/chips for leading edge protocols and advanced nodes." Understanding of JEDEC, PCIe Standard" Experience in PCIe TX/RX Validation" Knowledge on MRC algorithm and tuning for DDR memories" Bring up, characterization and validation of Silicon." Experience in system marginality validation" Work with design team to debug problems and performance issues.

Report results to design teams." Support customer silicon bring up and post silicon queries of IP and help to debug customer issues with same. Debug issues with SOC IP and boards as needed." Execute test requests from design team or customers to measure specific parameters or root cause issues." Recommend and pursue improvements to our test plan and environment to ensure the highest quality IP is produced and minimize any silicon issues" Good understanding of lab equipment and measurement techniques for high-speed interfaces.

High speed scopes, probes, spectrum analyzers, BERTs." Knowledge of board and package design, signal integrity and power integrity a plus" Knowledge of DDR trainings and memory system operation a plus" Software proficiency for python test scripting, data handling and reporting" Laboratory experience, including hands-on use of equipment: oscilloscope, logic analyzer, etc." Excellent problem-solving skills, good communication skills and ability to work in a team environment" Work with design team to understand requirements, fashion tests and review results

business_centerHigh salary

SOC Validation and Bringup Engineer

apartmentTeslaplacePalo Alto (CA), 13 mi from Santa Clara
We are seeking a highly experienced SOC Validation and Bringup Engineer to execute the validation and product bringup of high-speed interfaces such as HBM, PCIe, and SerDes controllers for cutting-edge datacenter products. This role involves...
placeSan Jose, 4 mi from Santa Clara
Overview: Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional New College Grad AMTS Validation Engineering to join our Memory Interface team in San Jose California. Candidates will be joining some of the brightest...
local_fire_departmentUrgent

Display System Validation Engineer

apartmenttanishasystemsplaceCupertino, 5 mi from Santa Clara
Title: Display System Validation EngineerLocation: Sunnyvale, CA (100% onsite) Quest Global OfficeCustomer: Quest GlobalExp: 5 10 Years Roles & Responsibilities : Display system validation for the LCD/LCOS/Mico-OLED electronics...