Sr. Physical Design Engineer - Full Chip, Hardware Compute Group
Amazon Sunnyvale
The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Sr. Physical Design Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa.
Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits.
We want you to help us build on the success of our first generation of ML accelerator at edge.
Work hard. Have fun. Make history.
Roles & Responsibilities:- Collaborate with architecture, timing, and logic design teams making a crucial impact on delivering cutting edge & Low power SOCs.
- Perform I/O, bump & RDL (redistribution layer) planning, hard IP integration, partitioning, pin and feedthrough planning, repeater insertion, power grid generation.
- Perform special interface, and interconnect planning, bus routing, sequential pipeline planning and top-level design for testability (DFT).
- Be responsible for driving efficiency and quality improvements to the overall FC methodology - including floorplan optimization for better utilization/QoR/runtime and timing and physical aware feedthrough/pin placement.
- Be responsible for coordinating collateral handoffs between the FC Design team and other functions within back-end design such as Clocking, Power Delivery and Partition synthesis/APR.
- Drive physical design and timing closure including FEV, LVS, DRC, and reliability verification (IR drop / EM analysis).
- Supervise and mentor other engineers- Bachelor’s degree or higher in EE, CE, or CS
- 10+ years or more of practical semiconductor implementation experience
- Scripting experience with Perl, Python, tcl, shell and drive to automate flows
- Proficiency in chip front-end and back-end implementation tools such as Fusion compiler, Design Compiler, ICC2 or Innovus and Primetime, Tempus
- Must have good communication and analytical skills.
- Should be able to work closely with IP Design teams and Backend Physical Design teams across multiple sites.
- MS/PhD in Computer Science, Electrical Engineering, or related field
- Experience with memory compiler
- Experience with formal equivalence – Cadence Conformal/Synopsys Formality
- Have in depth knowledge of entire design process from Design specification, defining architecture, micro-architecture, RTL design and functional verification
- Experience with DFT and DFM flows
For individuals with disabilities who would like to request an accommodation, please visit https://www.amazon.jobs/en/disability/us.
Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $143,300/year in our lowest geographic market up to $247,600/year in our highest geographic market. Pay is based on a number of factors including market location and may vary depending on job-related knowledge, skills, and experience.Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits.
For more information, please visit https://www.aboutamazon.com/workplace/employee-benefits. This position will remain posted until filled. Applicants should apply via our internal or external career site.
San Jose, 7 mi from Sunnyvale
drivers, RTOS porting, Board bring up.
Prodapt is looking for a Senior Physical Design Engineer who has recent experience working on the latest 3-5nm node Finfet.
Responsibilities:
• Physical design engineer with recent experience working on physical...
San Jose, 7 mi from Sunnyvale
services: device drivers, RTOS porting, Board bring up.
Prodapt is looking for a Senior Physical Design Engineer who has recent experience working on complex SoCs using Floorplan, P&R and Must have recent experience in GlobalFoundries 12nm/ 12LP+
Location...
Sunnyvale
region. In conjunction with it’s sister property, the AC Hotel Sunnyvale Moffett Park, this stunning hotel campus has a combined 350 guest rooms and suites, 2,000 sq ft of indoor meeting space, and unique outdoor gathering spaces to offer an experience...