Senior DFT Engineer - Mentor Tessent Expert
Chelsea Search Group Austin
Senior DFT Engineer - Mentor Tessent Expert
Austin, TX (onsite/hybrid)
US Citizen or US Permanent Resident
Seeking an experienced Design for Test (DFT) Engineer with a minimum of 8 years in the semiconductor industry, particularly in DFT methodologies and design practices. The ideal candidate will be proficient in Mentor Tessent tools and demonstrate a strong understanding of both Block and SoC-level DFT activities.
Implement IJTAG and pattern retargeting solutions.
Insert OCC, EDT, and BSCAN elements for enhanced test coverage and reliability.
Conduct timing and non-timing simulations to verify DFT integrity.
Troubleshoot and debug DFT issues with strong analytical skills to enhance test pattern coverage.
Experience: 8+ years in DFT with a solid foundation in semiconductor testing and debug processes.
Tools Proficiency: Strong hands-on experience with Mentor Tessent flow.
Technical Skills: Proven expertise in Block and SoC-level DFT activities, including:
Austin, TX (onsite/hybrid)
US Citizen or US Permanent Resident
- 12 months contract with possible extensions
Seeking an experienced Design for Test (DFT) Engineer with a minimum of 8 years in the semiconductor industry, particularly in DFT methodologies and design practices. The ideal candidate will be proficient in Mentor Tessent tools and demonstrate a strong understanding of both Block and SoC-level DFT activities.
This role demands expertise in DFT techniques such as Scan, MBIST, and ATPG insertion, as well as advanced debug and pattern coverage improvement skills.
Key Responsibilities: Execute DFT strategies and methodologies with a focus on Mentor Tessent flow.
Perform Scan, MBIST, and ATPG insertion for various design requirements.Implement IJTAG and pattern retargeting solutions.
Insert OCC, EDT, and BSCAN elements for enhanced test coverage and reliability.
Conduct timing and non-timing simulations to verify DFT integrity.
Troubleshoot and debug DFT issues with strong analytical skills to enhance test pattern coverage.
Develop and bring up SDC constraints in DFT mode to ensure accurate timing in test environments.
Requirements:Experience: 8+ years in DFT with a solid foundation in semiconductor testing and debug processes.
Tools Proficiency: Strong hands-on experience with Mentor Tessent flow.
Technical Skills: Proven expertise in Block and SoC-level DFT activities, including:
- Scan, MBIST, ATPG insertion
- IJTAG implementation and pattern retargeting
- OCC, EDT, BSCAN insertion
Debugging: Strong debugging skills with the ability to identify and resolve issues, enhance coverage, and optimize patterns.
Simulation: Skilled in conducting both timing and non-timing simulations for test validation.SDC Handling: Familiarity with SDC bring-up in DFT mode for design verification and timing integrity.
Javier LeonFJLrecruiter @ (link removed)
eStaffLLCAustin
We are seeking a Sr Active Directory Engineer to work on our W2 from anywhere in the US within our Huntsville, Texas client's enterprise system support division. This division is responsible for networks, servers, enterprise services and cloud...
SignifyAustin
Job TitleProduct Development Engineer, Mechanical
Job Description
Fluence creates powerful and energy-efficient LED lighting solutions for commercial crop production and research applications. We are a leading supplier in the global cannabis market...
Austin
Overview:
Are you a Customer Service Engineer who would like to have a positive impact for millions of people? If so, we may have an opportunity for you!
TISTA associates enjoy above Industry Healthcare Benefits, Remote Working Options, Paid Time...