ASIC & FPGA Design Engineer

apartmentGeologics Corporation placeOrlando calendar_month 
Title ASIC & FPGA Design EngineerOnsite Location:
  • Orlando, FL (No relocation package)Required: Active Secret ClearanceW2 hourly contract only / NO C2CHourly Rate Range $75.00
  • $87.50 DOE.

With limited benefits Seeking an ASIC & FPGA Design Engineer with Secret Clearance job in Orlando, FL to develop SystemVerilog source code and simulation for safety electronic device application.Requires up to 10% domestic travel.The position will be primarily on site due to integration lab duties (i.e.

at least 50% during development and up to 100% requirement for hardware integration) Required Skills & Experience-Active Secret Security Clearance
  • Bachelor of Science and 8+ years of experience or a Masters with 6+ years of experience.

-Verilog/SystemVerilog design and self-checking test bench experience-Electrical engineering design experience on weapon development program(s)-Excellent communication and presentation skills-Capable of working under consultative direction towards predetermined long-range goals and objectives

Desired Skills:-Relevant senior electrical engineering experience on weapon development-UVM Testbench Experience-Relevant electrical engineering experience with safety critical design practices.-Experience with electrical design using Agile methods / processes

Responsibilities:-The design is a safety application FPGA design. -Primary responsibility will be to develop SystemVerilog source code and simulation for safety electronic device application.-Operate independently and working with a larger electrical team to for the electronic solution in an Agile environment.-Responsible for coordinating with system safety engineering and safety board meetings to get design occurrence with the government safety board.-Multiple related programs within the corporation will be leveraged to provide key technologies and tools.-This individual will be required to communicate technical status and issues internally to program and functional leadership as well as externally to customers and suppliers.
Interested applicants should email their resume directly to Mbaldwin@geologics.com
  • Rates listed are not a guarantee of salary/rate. Rate offered at time of hire will depend on many factors including education, experience, interview results and skill level
GeoLogics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce. EOE/Disability/Veteran

Meredith BaldwinRecruiter(703) 891-6115Mbaldwin@geologics.com#CJ

business_centerHigh salary

ASIC & FPGA Design Engineer

apartmentAcara SolutionsplaceOrlando
Are you an ASIC & FPGA Design Engineer who is looking to join one of the top companies within the Aerospace and Defense Industry? Are you looking to further your career and grow? Do you have experience in FPGA design and verification  •  If you...
check_circleNew offer

FPGA Design Engineer

apartmentGeologics CorporationplaceOrlando
Role: ASIC & FPGA Design EngineerClient: DOD-AerospaceLocation: Orlando, FL Duration: 12-month contract Hourly Rate: up to $85/hr (W2, non-benefited)Clearance: Must be a US Citizen and must have ability to obtain Interim Secret Clearance...
placeOrlando
Overview: As a Supervisor, you will support the management team to create the best experience for our customer and deliver desired results. You also share the responsibility to execute assigned store operations and maintain a visually appealing...